

# SVGA038S Series

## Low-Power AMOLED Microdisplay

# Data Sheet

Pre-Spec V0.1



SVGA038SCV1

### For Products:

- SVGA038SCV1 — Full Color FPC
- SVGA038SWV1 — Monochrome White
- SVGA038SGV1 — Monochrome Green

## Record of Revision

Version	Revise Date	Page	Content
Pre-spec. V0.1	2019-09-20		Initial release.

## Contents

1	FEATURES .....	1
1.1	Description .....	1
1.2	Products Coding .....	1
2	INTRODUCTION .....	1
2.1	Characteristic Parameters .....	2
2.2	Product Structure .....	3
2.3	Pixel Array .....	3
2.4	Function Diagram .....	4
2.5	Interface & Pin Assignment .....	5
2.5.1	Connector & Pin Assignment .....	5
2.5.2	Pin Definition .....	6
2.6	Recommended Operation Ratings .....	6
2.7	Electrical Characteristics .....	6
2.7.1	DC Characteristics .....	6
2.7.2	AC Characteristics .....	7
3	DETAILED FUNCTION DESCRIPTION .....	7
3.1	Digital Video Interface .....	7
3.1.1	Input Video Standard .....	8
3.1.2	Color Space .....	11
3.1.3	Digital Video Signal Enhancement .....	11
3.1.4	Video Pattern Generation .....	12
3.1.5	Gamma Correction .....	13
3.2	3D Video Display .....	14
3.3	Power Supply & Reset .....	14
3.3.1	Power UP/Down Sequence .....	14
3.3.2	Reset Sequence .....	15
3.4	Unit Drive Circuit .....	16
3.5	Temperature Sensor .....	17
3.6	IIC Interface .....	17
3.6.1	Communication Operating .....	17
3.6.2	IIC Address Selection .....	18
3.6.3	Gamma LUT operation .....	18
4	REGISTER DESCRIPTION .....	19
4.1	Summary of Registers .....	19
4.2	Detailed Information of Registers .....	20
4.3	Register Setting Examples .....	24
4.3.1	24 bit 444 RGB with DE Mode .....	24
4.3.2	Display Position Setting .....	25
5	MECHANICAL CHARACTERISTICS .....	26
5.1	Mechanical Drawing .....	26
5.2	Recommended Driver Schematic .....	27
5.3	Assembly Bill of Materials .....	28
6	PRODUCTS CLEANING, HANDLING AND STORAGE .....	29
6.1	Cleaning .....	29
6.2	General Handling Considerations .....	29
6.3	Static Charge Prevention .....	29
6.4	Storage .....	29
6.4.1	Short Term Storage .....	29
6.4.2	Long Term Storage .....	29
7	APPENDIX .....	30
7.1	List of Figures .....	30
7.2	List of Tables .....	31

# 1 FEATURES

## 1.1 Description

- Si-Base AMOLED Microdisplay
  - 0.13μm CMOS Technology
  - Full Digital Video Core
  - High Efficiency Top Emission Structure
  - Low Power Consumption
- Up to 800×600 (SVGA) Resolution
  - View Area: 0.38 inch
  - Pixel Pitch : 9.6×9.6μm
  - Total Pixels : 804 (×3)×604
- Digital Video Interface
  - Compatible with ITU-R BT.656/601
  - Accept 8/16/24-Bit Digital Video
  - Accept YCbCr/RGB Color or Mono
- Digital Video Signal Enhancement
  - Brightness
  - Contrast
- Gamma Correction
  - 10Bit 256Levels RGB Separated Gamma LUT
  - 12 points Linear Gamma
- Full Scale 10-Bit DAC
- Support Binocular Stereovision
- Horizontal/Vertical Mirror
- Shift and Position Control
- Embed Temperature Sensor
- Built-in Test Patterns
- IIC Interface

## 1.2 Products Coding

SVGA 038 S C V1 R1

①      ②      ③      ④      ⑤      ⑥

①Type	
SVGA	800×600

③ Temperature	
S	Standard : -45°C ~ +60°C
N	Normal : -10°C ~ +40°C

⑤ Connector	
V1	Board to Board
V2	FPC

②Size	
038	0.38 Inch

④Color	
C	Full Color
W	Mono White
G	Mono Green

⑥Revision	
R1	Revision No.

# 2 INTRODUCTION

SVGA038S series AMOLED microdisplay fabricated by OLiGhTEK’s proprietary top emitting and high luminance efficiency Si-Base AMOLED technology. SVGA038S series microdisplay includes full color, Monochrome white, Monochrome green and other specifications. With the same interface and pin definition, SVGA038S series products have 7.718mm×5.798mm (0.38 inch) display area, and supported less than or equal to SVGA resolutions format. With proper optic enhancement devices, the microdisplay can provide high quality, large virtual image.

SVGA038S series microdisplay's silicon substrate is fabricated by 0.13 $\mu$ m CMOS technology, integrated full digital video signal processing, 804 $\times$ 604 $\times$ 3 active driving units, digital logic control, scan distribution, D/A converting, temperature sensor, gamma correction, DC-DC for cathode's negative voltage, two-wire serial communication interface and so on. The input video signal is compatible with ITU-R BT. 656/601 and support 8/16/24 bits digital video. The function of microdisplay such as display mode, scanning direction, display position, brightness, contrast and gamma correction can be programmed through the two-wire serial communication interface. The digital interface voltage level is compatible with 1.8~3.3V CMOS standard. The microdisplay operate on 5V&1.8V power supply and can be applied in various near-to-eye display systems that demand compact size, high resolution, low power consumption.

## 2.1 Characteristic Parameters

Model	SVGA038SCV1	SVGA038SWV1	SVGA038SGV1
Product Type	Color	Mono White	Mono Green
Resolution	800 ( $\times$ 3) $\times$ 600		
Active pixels	804 ( $\times$ 3) $\times$ 604		
Pixel Aspect Ratio	1:1		
Color Pixel Arrangement	RGB Vertical Stripe		
Gray Levels	8bits / 256Levels		
Gamma Correction LUT	3 $\times$ 256 $\times$ 10Bit		
Luminance Uniformity	> 85%		
Contrast	> 10000:1		
Digital Video Format	ITU-R BT.601/656 24-bit, 4:4:4, RGB/YcbCr 16-bit, 4:2:2, YCbCr 8-bit, 4:2:2, YCbCr/Mono		
Operating Temperature	-45 $^{\circ}$ C ~ +65 $^{\circ}$ C		
Chromaticity	CIEx=0.30 $\pm$ 0.05, CIEy=0.35 $\pm$ 0.05		
Operating Humidity	$\leq$ 85%RH (Non condensing)		
Pixel Size( $\mu$ m <sup>2</sup> )	9.6 $\times$ 9.6		
View Area(mm <sup>2</sup> )	7.718 $\times$ 5.798		
PCB Area(mm <sup>3</sup> )	15 $\times$ 19 $\times$ 2.3		
FPC Length(mm)	--		
Operating Luminance(Cd/m <sup>2</sup> )	>100	>1000	
Power Consumption(mW)	<350		
Lifetime(Hours)	25000		
Power Supply	DC 1.8V(mA)	$\leq$ 50	
	DC 5.0V(mA)	$\leq$ 200	
Weight(g)	$\leq$ 2g		

## 2.2 Product Structure




Figure 2-1 SVGA038S series device's structure

OLIGHTTEK's SVGA038S series AMOLED microdisplay is manufactured on a silicon substrate which is integrated with video signal processing and active driver, then followed by sub-pixel metal anode, multi-layer OLED light-emitting film, transparent cathode(common cathode), compound high density sealing film, RGB color filter layer, etc., after which paste glass cover to protect the microdisplay, and bond with PCB board. Figure 2-1 shows the device's structure.

## 2.3 Pixel Array




Figure 2-2 Pixel and Sub-Pixel Array

Each pixel of OLiGhTEK’s SVGA038S series AMOLED microdisplay is formed by three sub-pixels (Figure 2-2). The pixel’s related parameters are shown below:

Model	Pixel Size		Duty Cycle	View Area	
	Width(W)	Height(H)		Width (804×W)	Height (604×H)
SVGA038S	9.6μm	9.6μm		7.718mm	5.798mm

Each sub-pixel of colorful display emits white light, and full-color display is fulfilled through the RGB color filter. Since there is no color filter, the luminous efficiency of the monochrome display is higher than the color display.

### 2.4 Function Diagram




Figure 2-3 SVGA038S Series Architecture & Principle Diagram

Figure 2-3 shows top level block diagram of SVGA038S series microdisplay’s driver circuit. The chip is mainly composed of the digital video signal interface and decoder, digital video signal processing, digital Gamma correction, gray mapping, D/A conversion, row & column scanning, pixel driver array, 2-wire serial communication interface, programmable control logical unit, temperature sensor, DC/DC converter and other function modules.

Compatible with ITU-R BT.656/601 standards, digital video signal interface has three 8-bit data channels and accepts 8/16/24 bits RGB or YCbCr video signals. According to the different input formats, the internal video decoder outputs 24 bits RGB signal always. The digital video signal processing circuit receives the 24 bits RGB signal, and then adjusts the brightness, contrast respectively. The output signal is still 24 bits format and sent to the gamma correction circuit. The gamma correction circuit makes corrections of the 24 bit RGB signal by separated RGB look-up table, and extends it to 30 bits RGB signal output. By D/A conversion, the gray mapping circuit converts the three 10 bit

R/G/B signals to three R/G/B analog voltage signals. The voltage stands for the R,G,B luminance, Then, the analog signal is stored in sub-pixel driving unit; driving unit circuit applies the RGB analog voltage signal to OLED’s anode and holds the voltage on for one frame/field cycle time. With external 5V power supply and external components on PCB backplane, the DC/DC module generates a negative voltage which is applied to all of the OLED sub-pixels’ common cathode. Under the bias voltage between the anode and the cathode, OLED keeps emitting light in one whole frame/field cycle.

Through the internal programmable SRAM (register), control logic unit deals with the digital signal, makes the different unit circuits working in harmony with each other, and realizes the binocular 3D display.


The 2-wire serial interface is used to realize the read/write operation of the registers, accordingly, make the chip circuit programmable, such as digital video signal decoding and processing, gamma correction, DC/DC conversion and so on.

The internal temperature sensor circuit updates the corresponding register’s numeral value which represents the real-time internal working temperature. The numeral value is read by the external control logic unit through the two-wire serial interface. According to the luminance-temperature character, OLED’s common cathode’s negative voltage can be adjusted by DC/DC converter so as to get proper luminance at different temperatures.

## 2.5 Interface & Pin Assignment

### 2.5.1 Connector & Pin Assignment

SVGA038S series microdisplay use a 40pins connector made by Hirose, part number is DF12D(3.0)-40DP-0.5.



CON1	
V1.8	1
V1.8	2
GND	3
GND	4
SCL	5
SCL	6
3D	7
3D	8
HS	9
HS	10
D[22]/R[6]	11
D[22]/R[6]	12
D[20]/R[4]	13
D[20]/R[4]	14
D[18]/R[2]	15
D[18]/R[2]	16
D[16]/R[0]	17
D[16]/R[0]	18
DE	19
DE	20
GND	21
GND	22
VCLK	23
VCLK	24
D[14]/G[6]	25
D[14]/G[6]	26
D[12]/G[4]	27
D[12]/G[4]	28
D[10]/G[2]	29
D[10]/G[2]	30
D[8]/G[0]	31
D[8]/G[0]	32
D[6]/B[6]	33
D[6]/B[6]	34
D[4]/B[4]	35
D[4]/B[4]	36
D[2]/B[2]	37
D[2]/B[2]	38
D[0]/B[0]	39
D[0]/B[0]	40

DF12D(3.0)-40DP-0.5

Figure 2-4 SVGA038S series microdisplay connector & pin assignment



## 2.5.2 Pin Definition

Table 2-1 Pin Definition

Pin	Symbol	I/O	Function	Remark	Pin	Symbol	I/O	Function	Remark
1	V1.8	-	1.8V Power Supply		2	V5.0	P	5.0V Power Supply	
3	V1.8	-	1.8V Power Supply		4	V5.0	P	5.0V Power Supply	
5	GND	P	Power ground		6	GND	P	Power ground	
7	SCL	I	Serial Port Clock Line	Pull-up 1.8V	8	Reset	I	Master Reset, Active Low	Can't Floating
9	3D	I	3D L/R Signal Input		10	Addr0	I	Serial Port Address A0	Pull-up 1.8V
11	Hs	I	Hsync Signal Input		12	SDA	I/O	Serial Port Data Line	Pull-up 1.8V
13	R6	I	Video Data Input R[6]		14	Vs	I	Vsync Signal Input	
15	R4	I	Video Data Input R[4]		16	R7	I	Video Data Input R[7]_MSB	
17	R2	I	Video Data Input R[2]		18	R5	I	Video Data Input R[5]	
19	R0	I	Video Data Input R[0]_LSB		20	R3	I	Video Data Input R[3]	
21	DE	I	Data Enabl Signal Input		22	R1	I	Video Data Input R[1]	
23	GND	P	Power ground		24	VCLK	I	Pixel Clock Input	
25	G6	I	Video Data Input G[6]		26	G7	I	Video Data Input G[7]_MSB	
27	G4	I	Video Data Input G[4]		28	G5	I	Video Data Input G[5]	
29	G2	I	Video Data Input G[2]		30	G3	I	Video Data Input G[3]	
31	G0	I	Video Data Input G[0]_LSB		32	G1	I	Video Data Input G[1]	
33	B6	I	Video Data Input B[6]		34	B7	I	Video Data Input B[7]_MSB	
35	B4	I	Video Data Input B[4]		36	B5	I	Video Data Input B[5]	
37	B2	I	Video Data Input B[2]		38	B3	I	Video Data Input B[3]	
39	B0	I	Video Data Input B[0]_LSB		40	B1	I	Video Data Input B[1]	

## 2.6 Recommended Operation Ratings

SYMBOL	DESCRIPTION	MIN	TYP	MAX <sup>①</sup>	UNIT
V1.8	1.8V Power Supply	1.62	1.8	1.98	V
V5.0	5.0V Power Supply	4.5	5.0	5.5	V
V <sub>IO</sub>	Digital Signal Voltage <sup>②</sup>	—	1.8	3.3	V
T <sub>storage</sub>	Storage Temperature	-55	20	90	°C
T <sub>operate</sub>	Operation Temperature	-45	20	65	°C

Note ①: The absolute maximum rating values (except V<sub>IO</sub>) of this product are not allowed to be exceeded at any time. If the product is used with its symbol value exceeding the maximum rating or in an extreme condition, the characteristics of the device maybe recovered and the lifetime of the device will decrease, even the device may be permanently destroyed.

Note ②: All the Digital logic Pins (except the Power Pin) can support 1.8V/3.3V CMOS logic level.


## 2.7 Electrical Characteristics

### 2.7.1 DC Characteristics

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
I <sub>1.8</sub>	1.8V Supply Current		40		mA
I <sub>5.0</sub>	5.0V Supply Current	10	20	250	mA

Vcom	Cathode Voltage		-3.5	-2	0	V
Typical Power Consumption	Working	Color @ 100Cd/m2				mW
		Monochrome White @ 1000Cd/m2				
		Monochrome Green @ --Cd/m2				
	Display Off		90			
	Power Down			65		

**2.7.2 AC Characteristics**



PARAMETER	Symbol	MIN	TYP	MAX	UNIT
Digital Video Data Setup & Hold	t <sub>S</sub>	1	-	-	ns
	t <sub>H</sub>	1	-	-	ns
Video Clock Period	t <sub>CLK</sub>	4.6	-	-	ns
Video Clock Duty	q	40	50	60	%

**3 DETAILED FUNCTION DESCRIPTION**

**3.1 Digital Video Interface**




Figure 3-1 Digital Video Processing Flow Diagram

The digital video interface has three 8-bit data channels, and additional horizontal and vertical sync (HS/VS), data enable (DE), pixel clock signals (VCLK). User should select the correct signals to connect according to different Video format. VCLK is always needed in any mode. When use 8bit with embedded sync signal (8bit ITU-R BT.656 YCbCr/Mono 4:2:2), only G[7..0] bus and VCLK are needed.

OLED Display receives data with BT601/656 format, like 8/16/24 bits and 4:2:2/4:4:4 format, and video decoder outputs 24 bits RGB signal always, then sends the signal to Video signal enhancement module and output keep 24

bits format. The gamma correction circuit makes corrections of the 24 bit RGB signal by separated RGB look-up table, and extends to 30 bits RGB signal output.

If the input video format is CVBS, component, VGA (analog RGB), HDMI, DVI video signals, etc., OLED Display requires an external video decoder, such as ADV7180, AD9985, ADV7611 and so on.

### 3.1.1 Input Video Standard

Table 3-1 Input Signal Standard & Pin Used

Video Standard	Color Space	PIN		
		R[7:0]	G[7:0]	B[7:0]
8-bit, 4:2:2	YCbCr	-	YCbCr[7:0]	-
8-bit, Mono	Y	-	Y[7:0]	-
16-bit, 4:2:2	YCbCr	-	Y[7:0]	CbCr[7:0]
24-bit, 4:4:4	YCbCr	Cr[7:0]	Y[7:0]	Cb[7:0]
24-bit, 4:4:4	RGB	R[7:0]	G[7:0]	B[7:0]




Figure 3-2 Input Sync Signals Timing (For All Formats)




Figure 3-3 24-bit, 4:4:4 RGB Input Video Timing




Figure 3-4 24-bit, 4:4:4 YCbCr Input Video Timing




Figure 3-5 16-bit, 4:2:2 YCbCr Input Video Timing




Figure 3-6 8-bit, Mono Input Video Timing




Figure 3-7 8-bit, 4:2:2 YCbCr input Video timing

Table 3-2 VESA Progressive Video Modes

Mode		Frequency	Total	Active	Front Porch + Border	Sync Pulse	Back Porch + Border
SVGA 800X600 85Hz non-interlaced	H	53.674 KHz	1048 pixels	800 pixels	32 pixels	64 pixels	152 pixels
	V	85.061 Hz	631 lines	600 lines	1 line	3 lines	27 lines
	P	56.250 MHz					
SVGA 800X600 75Hz non-interlaced	H	46.875 KHz	1056 pixels	800 pixels	16 pixels	80 pixels	160 pixels
	V	75.000 Hz	625 lines	600 lines	1 line	3 lines	21 lines
	P	49.500 MHz					
SVGA 800X600 72Hz non-interlaced	H	48.077 KHz	1040 pixels	800 pixels	56 pixels	120 pixels	64 pixels
	V	72.188 Hz	666 lines	600 lines	37 line	6 lines	23 lines
	P	50.000 MHz					
SVGA 800X600 60Hz non-interlaced	H	37.879 KHz	1056 pixels	800 pixels	40 pixels	128 pixels	88 pixels
	V	60.317 Hz	628 lines	600 lines	1 line	4 lines	23 lines
	P	40.000 MHz					
VGA 640X480 85Hz non-interlaced	H	43.269 KHz	832 pixels	640 pixels	56 pixels	56 pixels	80 pixels
	V	85.008 Hz	509 lines	480 lines	1 line	3 lines	25 lines
	P	36.000 MHz					

VGA 640X480 75Hz non-interlaced	H	37.500 KHz	840 pixels	640 pixels	16 pixels	64 pixels	120 pixels
	V	75.000 Hz	500 lines	480 lines	1 line	3 lines	16 lines
	P	31.500 MHz					
VGA 640X480 72Hz non-interlaced	H	37.861 KHz	832 pixels	640 pixels	24 pixels	40 pixels	128 pixels
	V	72.809 Hz	520 lines	480 lines	9 line	3 lines	28 lines
	P	31.500 MHz					
VGA 640X480 60Hz non-interlaced	H	31.469 KHz	800 pixels	640 pixels	16 pixels	96 pixels	48 pixels
	V	59.940 Hz	525 lines	480 lines	10 line	2 lines	33 lines
	P	25.175 MHz					

Table 3-3 VESA Interlaced Video Modes

Mode		Frequency	Total	Active
MPTE-170M-1 640X480 Mono 30Hz interlaced	H	15.734 KHz	780 pixels	640 pixels
	V	60 Hz Field	262.5 lines	240 lines
	P	12.27 MHz		
SMPTE-170M-2 800X600 Mono 25Hz interlaced	H	15.625 KHz	1052 pixels	800 pixels
	V	50 Hz Field	312.5 lines	600 lines
	P	16.437 MHz		
NTSC 720X480 Color 30Hz interlaced	H	15.734 KHz	858 pixels	720 pixels
	V	60 Hz Field	262.5 lines	240 lines
	P	13.5 MHz		
PAL 720X576 Color 25Hz interlaced	H	15.625 KHz	864 pixels	720 pixels
	V	50 Hz Field	312.5 lines	288 lines
	P	13.5 MHz		
NTSC (Square) 640X480 Color 30Hz interlaced	H	15.734 KHz	780 pixels	640 pixels
	V	60 Hz Field	262.5 lines	240 lines
	P	12.2727 MHz		
PAL (Square) 768X576 Color 25Hz interlaced	H	15.625 KHz	944 pixels	768 pixels
	V	50 Hz Field	312.5 lines	288 lines
	P	14.75 MHz		

Table 3-4 VGA and SVGA Video Timing

Item	Symbol	Values			Unit	Remark
		Min.	Typ.	Max.		
Clock Frequency	$f_{CLK}$			56.25	MHz	SVGA 85Hz
HSYNC Period	$t_{HP}$	660			tCLK	
HSYNC Pulse Width	$t_{HW}$	10			tCLK	
HSYNC Back Porch	$t_{HBP}$	10			tCLK	
Horizontal Valid data width	$t_{HV}$	296		804	tCLK	
HSYNC Front Porch	$t_{HFP}$	60			tCLK	$t_{HV} \geq 580$
Horizontal Blank	$t_{HBK}$	80			tCLK	
VSYNC Period	$t_{VP}$	106			tHP	
VSYNC Pulse Width	$t_{VW}$	1			tHP	
VSYNC Back Porch	$t_{VBP}$	7			tHP	
Vertical valid data width	$t_W$	96		604	tHP	

Vertical Front Porch	tvFP	2			tHP	
Vertical Blank	tvBK	10			tHP	




Figure 3-8 VESA Definition of Terms

### 3.1.2 Color Space

If the input data format is YCbCr, the device will change it to RGB format. Color space conversion block converts color space from YCbCr to RGB and uses the following equations. Output signal is 24-bit RGB format, 8-bit in each path.

$$R = 1.164 \times (Y - 16) + 1.596 \times (Cr - 128)$$

$$G = 1.164 \times (Y - 16) - 0.813 \times (Cr - 128) - 0.392 \times (Cb - 128)$$

$$B = 1.164 \times (Y - 16) + 2.017 \times (Cb - 128)$$

### 3.1.3 Digital Video Signal Enhancement

Digital video signal enhancement can be achieved by adjusting the brightness and the contrast ratio, as is shown in Figure 3-9.




Figure 3-9 Digital Video Signal Enhancement Diagram

Brightness adjustment using addition and subtraction to achieve, the output value is equal to the input value plus the value of register 0EH, and then minus 128. When the value of register 0EH is greater than 80H, it means increase the brightness, whereas decrease. Brightness adjustment range is  $\pm 128$ .

$$V_{out} = V_{in} + \text{Reg}(0EH) - 128$$

Contrast adjustment using multiplication and division to achieve, the output value is equal to the input value multiplied by the value of register 0FH and then divided by 128. When the value of register 0FH is greater than 80H, it means increase the contrast, whereas decrease. The gain of contrast adjustment range is 0 to 2.

$$V_{out} = V_{in} \cdot \frac{\text{Reg}(0FH)}{128}$$

Note: The algorithms keep only 8bit data, if overflow, automatically discarded high bit.

### 3.1.4 Video Pattern Generation

Built-in test pattern generator can generate color bars, gray scale, tiles, horizontal stripes, vertical stripes, as well as monochrome red, green, blue, white, black and adjustable any R/G/B gray test pattern. Register 06H is pattern mode selection, default value is 0, indicates the test pattern generator is turned off; when select adjustable R/G/B gray pattern mode, registers 07H, 08H and 09H are used to set the 8-bit gray level of R/G/B channels respectively. Details of setting refer to Table 3-5 and Figure 3-10.

Table 3-5 Summary of Test Pattern Setting

<b>Pattern</b>	<b>Register</b>	<b>Mode (06H)</b>	<b>R (07H)</b>	<b>G (08H)</b>	<b>B (09H)</b>
Color Bar		01H	—	—	—
Gray Scale		02H	—	—	—
Checker Board (40×40)		03H	—	—	—
Alternating every 2 rows		04H	—	—	—
Alternating every 2 columns		05H	—	—	—
All black		06H	—	—	—
All white		07H	—	—	—
All Red		08H	—	—	—
All Green		09H	—	—	—
All Blue		0AH	—	—	—
Adjustable RGB Gray <sup>①</sup>		0BH	0~255	0~255	0~255

Note<sup>①</sup> : At adjustable RGB gray mode, the gray level range both are 0~255 (8-bit) of RGB channels. An 8-bit register is used to storing the 8-bit data.




Figure 3-10 Test Video Patterns

### 3.1.5 Gamma Correction

SVGA038S series products integrate 3-channel RGB separate lookup table (LUT) to achieve high-precision gamma correction. Each LUT has 256-point, 8-bit input to 10-bit output resolution. Besides, SVGA038S also has a 12-point built-in Linear arithmetic.

At power-on default state, gamma correction is disabled, the LUTs were filled with random values. 8-bit input video data is directly sent to the MSB of 10-bit output bus, and the low 2-bit is set to 0. User needs to initialize the LUTs before enabling the gamma correction, otherwise there might be display irregularly.

The LUT's working is depended on the external input clock signal (VCLK), when the Reset pin is release (set to 1), wait at least 480 VCLK cycles before to operating the LUTs. If no VCLK, the LUT's operating does not have any error response, but the actual operating will not be performed, even to enabled the gamma correction.

The LUT's operating using a register groups and special timing, details refer to section 3.6.3.



## 3.2 3D Video Display

Register 10H.bit1 used to enable the 3D function and 10H.bit0 used to set the polarity of 3D input signal, cooperated with 3D pin's input (Pin9), the 3D video display can be achieved. If 3D pin's input level is same as the setting of 10H.bit0, the video input is valid, and the frame/field video will be updated, otherwise, video input is invalid and the display will keep the current frame/field. 3D pin's signal is latched at VS falling edge. 3D video display timing is shown in Figure 3-11.

In progressive mode, 3D video signal using frame timing mode, such as the odd frame is updated left display, and the even frame is updated right display.

In interlaced mode, 3D video signal using field timing mode, such as the odd field is updated left display, and the even field is updated right display. At this point, the vertical resolution of each field is lower compare with the source, the bit1 of register(10H) should be set to "1", display will repeat to display each line in next line automatically, to ensure that the image aspect ratio and display.




Figure 3-11 3D Video Display Timing

## 3.3 Power Supply & Reset

SVGA038S need 5V&1.8V power supply. The 1.8V is used for digital core. 5V is used for OLED pixels driver, D/A converter and DC-DC module. To ensure the display image quality, please note that ripple and noise rejection of 5V power supply.

### 3.3.1 Power UP/Down Sequence

The system power-up mechanism relies on the clock signal (VCLK), so the power supply and VCLK input sequence is very important. SVGA038S requires first provide VCLK, followed is 1.8v, and last is 5V. The working principle is shown by following figures and section 3.3.2.

If the power-up sequence cannot meet requirements, SVGA038S's working state may abnormal. In that case, after the reset and initialization operations, user can set the PDOWN (Register 60H.Bit7) to 1 first, and wait 20ms, then set PDOWN to 0.




Figure 3-12 Power-up Sequence ( $V_{th\_1.8}=1.2V$ )




Figure 3-13 V5.0 Power Down & Up ( $V_{th}=4V$ )




Figure 3-14 Register Control Power Down & Up




Figure 3-15 Reset Block Diagram

### 3.3.2 Reset Sequence




Figure 3-16 Reset Timing Case 1 – No external reset pin used (RESETB=1)




Figure 3-17 Reset Timing Case 2 – External reset pin depend on VCLK




Figure 3-18 Reset Timing Case 3 – External reset pin applied

### 3.4 Unit Drive Circuit

SVGA038S series AMOLED pixel drive circuit is shown in Figure 3-19. Each OLED light-emitting diodes use voltage-driven approach, the typical photo electric properties is shown in Figure 3-20.

When scanning signals ROWSEL and ROWSWL\_B are valid at the same time, signal Video\_In charges the capacitance C through MOS transistors P1&N1, and controls the output of N2. The capacitance C can be guaranteed to maintain the output of N2 in a frame/field cycle.

N2 is used in Source-Follower structure to control 5V (V<sub>an</sub>) power supply, the current flowed through the protection resistor R is applied to the OLED anode.

All pixels cathode of OLED is connected to negative voltage V<sub>com</sub> (common cathode structure), V<sub>com</sub> can be adjusted by set 9-bit registers 24:25H in order to achieve the display brightness adjustment.

N3 is used for discharge of parasitic capacitance of the OLED rapidly, thereby improving dynamic contrast of the display.




Figure 3-19 Unit Drive Circuit




Figure 3-20 OLED photo electricity properties

### 3.5 Temperature Sensor

The working of SVGA038S's temperature sensor depend on external VS signal, and the measured value update period is 256 cycles of VS signal (if VS=60Hz, it's about 4.3s).

The value of register 2BH is the measured value of internal temperature sensor. So the real-time internal working temperature can be read out through the two-wire serial interface. The temperature value and the readout conversion relation is:

$$T = 0.47 \times \text{Reg (2BH)} - 40$$

### 3.6 IIC Interface

SVGA038S's IIC interface compatible only with the random address read/write operations of IIC communication standard. SVGA038S series microdisplay acts as a slave for receiving and transmitting data, all read/write operations must be launched by the master. User can realize the display programmable control by use IIC interface, such as digital video signal decoding and processing, gamma correction, Vcom adjustment and so on.

Key Features and tags of the two-wire serial communication:

- 1) Communication speed (SCL) support from 100K to 1MHz;
- 2) 8-bits Slave Address consists of 7-bits device address and 1-bit read/write flag;
- 3) Start/Re-Start: SDA change from high to low while SCL is high, see Figure 3-21;
- 4) Stop: SDA change from low to high while SCL is high, see Figure 3-21;
- 5) ACK: SDA is LOW during the acknowledge clock pulse;
- 6) NAK: SDA is HIGH during the acknowledge clock pulse;
- 7) One transmission includes 8bit data and an acknowledge bit, total nine clock of SCL;
- 8) Except Start and Stop condition:
  - HIGH or LOW state of SDA can only being changed while SCL is LOW
  - Data on the SDA line must be stable during the HIGH period of the SCL




Figure 3-21 Start & Stop Timing

#### 3.6.1 Communication Operating

- Write data (Figure 3-22) :
  - 1) Master sends Start condition (S)
  - 2) Master sends 7bit Slave Address and 1bit write flag ( $\bar{W}$ ) represents as low
  - 3) Slave sends 1bit ACK (A) response
  - 4) Master sends 8bit register address (Register)
  - 5) Slave sends 1bit ACK (A) response
  - 6) Master sends 8bit data (Data)
  - 7) Slave sends 1bit ACK (A) response

8) Master sends stop condition(P)



Figure 3-22 Write Data format

● Read Data (Figure 3-23)

- 1) Master sends Start condition (S)
- 2) Master sends 7bit Slave Address and 1bit Write flag ( $\bar{W}$ ) represents as low
- 3) Slave sends ACK (A) response
- 4) Master sends 8bit Register Address (Register)
- 5) Slave sends 1bit ACK (A) response
- 6) Master sends 1bit Re-Start condition (Sr)
- 7) Master sends 7bit Slave Address and 1bit Read flag (R) represents as high
- 8) Slave sends 1bit ACK (A) response
- 9) Slave sends 8bit Data (Data)
- 10) Master sends 1bit NAK ( $\bar{A}$ ) response
- 11) Master sends Stop condition (P)




Figure 3-23 Data format (Master reads from Slave)

**3.6.2 IIC Address Selection**

Two salve address of SVGA038S series microdisplay can be selected by SelAdr0 pin. The SelAdr0 pin has an internal resistor (10K) to pull up to 1.8V power. One of microdisplay’s SelAdr0 pin must be connected to GND when used in binocular stereovision application. Microdisplay’s corresponding read/write address is shown as Table 3-6.

Table 3-6 Slave Address list

A7 (MSB)	A6	A5	A4	A3	A2	A1 (SelAdr0)	A0 (R/ $\bar{W}$ )	Slave Address (R/ $\bar{W}$ )
0	0	0	1	1	1	1(Default)	1/0	1FH/1EH
0	0	0	1	1	1	0	1/0	1DH/1CH

**3.6.3 Gamma LUT operation**

SVGA038S integrate 3-channel RGB separate lookup table (LUT), and each LUT has 256-point, 10-bit resolutions, so the LUTs addressing rang beyond 8-bit. SVGA038S was using a register groups and special timing to achieve the LUTs operation by indirect addressing mode. The register group definition refers to Table 3-7

Table 3-7 The register group of Gamma function

Channel	LUT Addressing Register	LUT Data Register		Control Register(20H)		
		MSB_Data[9:8]	LSB_Data[7:0]	En	Read	Update
Red	41H	42H	43H	Bit7	Bit6	Bit2
Green	44H	45H	46H		Bit5	Bit1
Blue	47H	48H	49H		Bit4	Bit0

- Write LUT (Example as R channel)
    - 1) Check 40H.Bit2 = 0;
    - 2) Initialiation the gamma correction RedData(0~255), Addr=0;
    - 3) Write the Addr to 41H;
    - 4) Write RedData(Addr)\_[9:8] to 42H, RedData(Addr)\_[7:0] to 43H;
    - 5) Addr=Addr+1;
    - 6) repeat 3~6, until Addr=255;
    - 7) Set 40H.Bit2=1; //Updating the LUT\_Red
- \* After 3-channel (RGB) has been updating, set 40H.Bit2 to enable the gamma correction.

- Read LUT (Example as R channel)
  - 1) Check 40H.Bit6 = 0;
  - 2) Define arrays ready to receive data; //RData(256)
  - 3) Addr=0;
  - 4) Write Addr to 41H
  - 5) Set 40H.Bit6=1; //Start Reading
  - 6) wait 40H.Bit6=0; //Data Ready
  - 7) Read 42H to RData(Addr)\_[9:8], 43H to RData(Addr)\_[7:0]; / Get RData(Addr)
  - 8) Addr=Addr+1;
  - 9) Repeat 4~9, until Addr=255;

## 4 REGISTER DESCRIPTION

### 4.1 Summary of Registers

Table 4-1 Summary of Registers

Register	Bytes	Description	Default Value
00H	1	Chip's Revision	30H
01H	1	VCLK and Sync Mode Setting	03H
02H	1	Video Mode Setting	43H
03H	1	Vertical Blank Lines Setting	00H
04H	1	Horizontal Blank Pixels Setting	00H
06H	1	Test Pattern Enable and Mode Setting	00H
07H	1	R Channel 10-bit Gray Setting for Pattern Mode	00H
08H	1	G Channel 10-bit Gray Setting for Pattern Mode	00H
09H	1	B Channel 10-bit Gray Setting for Pattern Mode	00H
0EH	1	Video Signal Brightness Control	80H
0FH	1	Video Signal Contrast Control	80H
10H	1	3D Function Control	80H
11H	1	Display Mode Control	60H

Register	Bytes	Description	Default Value
13H	1	Left Margin	02H
15H	1	Right Margin	02H
17H	1	Top Margin	02H
19H	1	Register Bottom Margin	02H
20H	1	DAC Offset Control	D8H
21H	1	DAC Current Control	44H
22H	1	DAC Function Control	40H
23H	1	DC/DC Function Control	42H
24:25H	2	Vcom 9-bit Setting	1FFH
2BH	1	Temperature Output Value	-
30H	1	Linear Gamma Function Control	80H
31H	1	R Offset	60H
32H	1	G Offset	60H
33H	1	B Offset	60H
34:3FH	12	Point value of Linear Gamma	-
40H	1	Gamma LUT Register Control	80H
41H	1	R Channel LUT Addressing Register	00H
42:43H	2	R Channel 10-bit Correction Data Register	000H
44H	1	G Channel LUT Addressing	00H
45H:46H	2	G Channel 10-bit Correction Data Register	000H
47H	1	B Channel LUT Addressing	00H
48H:49H	2	B Channel 10-bit Correction Data Register	000H
60H	1	Power Down Mode Control	40H

## 4.2 Detailed Information of Registers

Table 4-2 Detailed information of registers

Category	Register	R/W	Bit	Function	Default	Description
Revision	00H	R	7:4	Product	4H	0100 : SVGA
			3:0	Revision	1H	Silicon Revision Number
Input Video Control	01H	R/W	6	Vertical Scaling	0b	0 : Normal 1 : 576-Row to 480-Row (6:5)
			5:4	Horizontal Scaling	00b	00 : Normal 01 : 704-Column to 640-Column (11:10) 10 : 720-Column to 640-Column (9:8)
			3	VSync Polarity	0b	0 : Active High 1 : Active Low
			2	HSync Polarity	0b	0 : Active High 1 : Active Low

Category	Register	R/W	Bit	Function	Default	Description
			1:0	Sync Mode	11b	00 : Embedded Sync 10 : External Sync without Data Enable 11 : External Sync with Data Enable
Input Video Control	02H	R/W	7:6	SAV Offset	01b	00 : 1 Pixel before Input SAV 01 : Same as Input SAV 10 : 1 Pixel after Input SAV 11 : 2 Pixel after Input SAV
			5:4	Interlace Mode	00b	00 : Progressive 10 : Interlaced 1 11 : Interlaced 2
			2:0	Data Mode	011b	000 : 16bit 422 YCbCr 001 : 24bit 444 YCbCr 010 : 8bit Mono 011 : 24bit 444 RGB 100 : 8bit 422 YCbCr
	03H	R/W	7:0	V Blank	00H	Vertical Blank Lines
	04H		7:0	H Blank	00H	Horizontal Blank Pixels
Test Pattern Control	06H	R/W	3:0	TP Mode	0H	0H : Normal 1H : Color Bar 2H : Gray Scale 3H : Checker Board (80X80) 4H : Alternating Every 2 Rows 5H : Alternating Every 2 Columns 6H : All Black 7H : All White 8H : All Red 9H : All Green AH : All Blue BH : Adjusted Red/Green/Blue
	07H	R/W	7:0	TP Red	00H	Red Data for Test Pattern Mode B
	08H		7:0	TP Green	00H	Green Data for Test Pattern Mode B
	09H		7:0	TP Red	00H	Blue Data for Test Pattern Mode B
Video Enhancement	0EH	R/W	7:0	Brightness	80H	00H : Darkest 80H : No Change FFH : Brightest
	0FH	R/W	7:0	Contrast	80H	00H : Black Screen 80H : No Change FFH : Double Contrast
Display Control	10H	R/W	1	3D Mode	0b	0 : Normal 1 : 3D
			0	3D Swap	0b	0 : Refresh Display If 3D Enable Pin Is Low 1 : Refresh Display If 3D Enable Pin Is High
	11H	R/W	7	Display On	0b	0 : Display Off 1 : Display On
			4	Display Setting Activation	0b	0 : Display Off 1 : When All Display Settings except The Gamma LUTs.Are Complete, Write '1'
		R/W	2	Data Inversion	0b	0 : Normal 1 : Inversion
		R/W	1	H Scan Direction	0b	0 : Left to Right 1 : Right to Left



Category	Register	R/W	Bit	Function	Default	Description
			0	V Scan Direction	0b	0 : Top to Bottom 1 : Bottom to Top
	13H	R/W	7:0	Left Margin	02H	Display Left Margin (00H~FEH)
	15H			Right Margin	02H	Display Right Margin (00H~FEH)
	17H			Top Margin	02H	Display Top Margin (00H~FFH)
	19H			Bottom Margin	02H	Display Bottom Margin (00H~FFH)
DAC Control	20H	R/W	7:0	DAC Slope	D8H	Adjust DAC Output Slope
	21H		6:4	AMP Current	100b	Adjust AMP Current
			2:0	Buffer Current	100b	Adjust Buffer Current
	22H		7	DAC Bit	0b	0 : for 10bit DAC 1 : for 9bit DAC
			6:5	DAC Discharge	01b	01 : Slow 11 : Fast
			1	DAC Max	0b	0 : Normal 1 : Max
			0	DAC Monitor	0b	0 : Disable 1 : Enable
Vcom Control	23H	R/W	7	DC-DC Select	0b	0 : VCLK 1 : Internal Ring OSC
			6:4	DC-DC Duty	100b	000 : 1:7 001 : 2:6 010 : 3:5 011 : 4:4 100 : 5:3 101 : 6:2 110 : 7:1
			2:0	DC-DC Divide	010b	000 : 8 001 : 16 010 : 32 011 : 64 100 : 128 101 : 256 110 : 512 111 : 1024
	24H	R/W	0	VCOM Level [8]	1b	Adjust VCOM Level [8]
	25H		7:0	VCOM Level [7:0]	FFH	Adjust VCOM Level [7:0]
Temperature	2BH	R/W	7:0	Temp Value	-	Temperature Value
Linear Gamma Control	30H	R/W	7	Gamma Bypass	1b	0 : Gamma Enable 1 : Gamma Disable

Category	Register	R/W	Bit	Function	Default	Description	
			0	Update	0b	0 : Update Done 1 : Update Start	
			31H	7:0	R Offset	60H	Red Offset Value
			32H	7:0	G Offset	60H	Green Offset Value
			33H	7:0	B Offset	60H	Blue Offset Value
			34H	7:0	Point 0	05H	Point value of Linear Gamma
			35H	7:0	Point 1	09H	
			36H	7:0	Point 2	10H	
			37H	7:0	Point 3	1BH	
			38H	7:0	Point 4	30H	
			39H	7:0	Point 5	43H	
			3AH	7:0	Point 6	54H	
			3BH	7:0	Point 7	74H	Point value of Linear Gamma
			3CH	7:0	Point 8	93H	
			3DH	7:0	Point 9	AFH	
			3EH	7:0	Point 10	CBH	
			3FH	7:0	Point 11	E6H	
			Gamma LUTs Control	40H	R/W	7	Gamma Bypass
6	R LUTs Read	0b				0 : Read Done 1 : Read Start	
5	G LUTs Read	0b				0 : Read Done 1 : Read Start	
4	B LUTs Read	0b				0 : Read Done 1 : Read Start	
2	R LUTs Update	0b				0 : Update Done 1 : Update Start	
1	G LUTs Update	0b				0 : Update Done 1 : Update Start	
0	B LUTs Update	0b				0 : Update Done 1 : Update Start	

Category	Register	R/W	Bit	Function	Default	Description
	41H		7:0	R LUTs Address	00H	Read/Write Address for Red LUTs
	42H		1:0	R LUTs Data [9:8]	00b	Read/Write Data [9:8] for Red LUTs
	43H		7:0	R LUTs Data [7:0]	00H	Read/Write Data [7:0] for Red LUTs
	44H		7:0	G LUTs Address	00H	Read/Write Address for Green LUTs
	45H		1:0	G LUTs Data [9:8]	00b	Read/Write Data [9:8] for Green LUTs
	46H		7:0	G LUTs Data [7:0]	00H	Read/Write Data [7:0] for Green LUTs
	47H		7:0	B LUTs Address	00H	Read/Write Address for Blue LUTs
	48H		1:0	B LUTs Data [9:8]	00b	Read/Write Data [9:8] for Blue LUTs
	49H		7:0	B LUTs Data [7:0]	00H	Read/Write Data [7:0] for Blue LUTs
Power Down Mode	60H	R/W	7	PD All	0b	0 : Normal 1 : Power-Down
			5	PD Vt Detector	1b	
			4	PD REF Clock	0b	
			3	PD DAC	0b	
			2	PD VCOM	0b	
			1	PD VB	0b	
			0	PD Temp Sensor	0b	

### 4.3 Register Setting Examples

#### 4.3.1 24 bit 444 RGB with DE Mode

Table 4-3 Display configuration example

Register	Setting	Description
01H	03H	SDR Mode, VSync&HSync active high, External Sync with DE
02H	43H	Same as SAV, Progressive, 24Bit 444 RGB
13H	02H	Left Margin = 2
15H	02H	Right Margin = 2
17H	02H	Top Margin = 2

---

19H	02H	Bottom Margin = 2
24:25H	0F0H	Vcom Setting
11H	80H	Enable Display
30H	00H	Enable Linear Gamma
11H	90H	Turn on the Display

#### 4.3.2 Display Position Setting

Left Margin = Right Margin =  $(804 - X\_Resolution) / 2$

Top Margin = Bottom Margin =  $(604 - Y\_Resolution) / 2$

# 5 MECHANICAL CHARACTERISTICS

## 5.1 Mechanical Drawing




Figure 5-1 Mechanical Drawing

### 5.2 Recommended Driver Schematic




Figure 5-2 Recommended driver schematic

### 5.3 Assembly Bill of Materials

Table 5-1 Assembly bill of materials

No	Type	Reference	Qty	Description	Coding	Manufacturer
1	Cap	C1,C2,C3,C5,C6,C7,C9, C10,C11,C12,C15	11	Cap , 0.1uF , 25V, .C3, , 0402	TMK105BJ104KV-T	TAIYO YUDEN
2		C4,C13	2	Cap, 1uF, 25V, ±20%, 0402	TMK105BJ105KV-T	TAIYO YUDEN
3		C8,C14,C16	3	CAP-CHIP 10UF 16V 0603 X5R	EMK107BBJ106MA-T	TAIYO YUDEN
4	Connector	CON1	1	DF12D(3.0)-40DP-0.5(81)	DF12D(3.0)-40DP-0.5(81)	HRS
5	Diode	D1	1	PMEG3015EJ	PMEG3015EJ	NXP Semiconductors
6	N-FET	Q1	1	FDV305N,SOT-23	FDV305N	Fairchild
7	Resister	R1,R10	2	Resistor,10K ohm ,5%,0402	RC0402JR-0710KL	YAGEO
8		R2,R4,R5,R6,R11,R12	6	Resistor,0 ohm ,5%,0402	RC0402JR-070RL	YAGEO
9		R3	1	Resistor,10ohm ,5%,0.25W,0805	RC0805JR-0710RL	YAGEO
10		R7	1	Resistor,10M ohm ,1%,0.1W,0603	RC0603FR-0710ML	YAGEO
11	Transformer	TX1	1	Transformer,6.8uH/0.6A,1:1	LPD4012-682ML	Coilcraft
12	LDO	U1	1	LDO;1.2V;150mA;SOT-23	TLV71312PDBV	TI

## 6 PRODUCTS CLEANING, HANDLING AND STORAGE

### 6.1 Cleaning

- Avoid using any acid, alkali and organic solvent to clean or contact to the display
- Using the lens paper or clean cloth to clean the surface is recommend

### 6.2 General Handling Considerations

- Do not expose the display to strong acids, alkalis, or solvents.
- Do not expose the display surface to UV or other strong ionizing radiation.
- Do not using sharp objects to contact the glass and silicon regions of display.
- Avoid applying force to the any region except the PCB backplane, especially apply the force to the region of sealing, silicon edge and cover glass is not allowed.
- Avoid immersion of the display in any liquid.
- Handing with PVC clean gloves is recommended.

### 6.3 Static Charge Prevention

The microdisplay is sensitive to electro-static discharge due to integrated CMOS circuit in the display. The following measures are recommended to minimize ESD occurrences:

- Operate on a region which is equipped with electro-static eliminator, such as ionizing air blowers.
- Wear the anti-static wrist strap
- wear the non-chargeable clothes
- Keep away from charged region.



Figure 6-1 Display Handling

### 6.4 Storage

#### 6.4.1 Short Term Storage

The display should be stored in a dry environment with temperature range from -50°C to 90°C for a short period( $\leq 100$ hrs).

#### 6.4.2 Long Term Storage

If the display is stored in such an environment with excessive heat or cold or moisture, the lifetime of display will be shorten, even the environment can cause permanent damage to the display. Recommended long-term storage condition as follows:

- Room temperature:  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$
- Dry environment: dry nitrogen or vacuum sealing cabinet
- Static placing: avoid violent vibration



## 7 APPENDIX

### 7.1 List of Figures

Figure 2-1	SVGA038S series device's structure .....	3
Figure 2-2	Pixel and Sub-Pixel Array .....	3
Figure 2-3	SVGA038S Series Architecture & Principle Diagram .....	4
Figure 2-4	SVGA038S series microdisplay connector & pin assignment.....	5
Figure 3-1	Digital Video Processing Flow Diagram .....	7
Figure 3-2	Input Sync Signals Timing (For All Formats) .....	8
Figure 3-3	24-bit, 4:4:4 RGB Input VideoTiming.....	8
Figure 3-4	24-bit, 4:4:4 YCbCr Input Video Timing .....	8
Figure 3-5	16-bit, 4:2:2 YCbCr Input Video Timing .....	9
Figure 3-6	8-bit, Mono Input Video Timing .....	9
Figure 3-7	8-bit, 4:2:2 YCbCr input Video timing.....	9
Figure 3-8	VESA Definition of Terms .....	11
Figure 3-9	Digital Video Signal Enhancement Diagram.....	11
Figure 3-10	Test Video Patterns .....	13
Figure 3-11	3D Video Display Timing.....	14
Figure 3-12	Power-up Sequence ( $V_{th,1.8}=1.2V$ ) .....	15
Figure 3-13	V5.0 Power Down & Up ( $V_{th}=4V$ ) .....	15
Figure 3-14	Register Control Power Down & Up .....	15
Figure 3-15	Reset Block Diagram .....	15
Figure 3-16	Reset Timing Case 1 – No external reset pin used (RESETB=1).....	15
Figure 3-17	Reset Timing Case 2 – External reset pin depend on VCLK.....	15
Figure 3-18	Reset Timing Case 3 – External reset pin applied .....	16
Figure 3-19	Unit Drive Circuit .....	16
Figure 3-20	OLED photo electricity properties .....	16
Figure 3-21	Start & Stop Timing.....	17
Figure 3-22	Write Data format .....	18
Figure 3-23	Data format (Master reads from Slave).....	18
Figure 5-1	Mechanical Drawing.....	26
Figure 5-2	Recommanded driver schematic .....	27
Figure 6-1	Display Handling .....	29

## 7.2 List of Tables

Table 2-1	Pin Definition.....	6
Table 3-1	Input Signal Standard & Pin Used.....	8
Table 3-2	VESA Progressive Video Modes.....	9
Table 3-3	VESA Interlaced Video Modes.....	10
Table 3-4	VGA and WVGA Video Timing.....	10
Table 3-5	Summary of Test Pattern Setting.....	12
Table 3-6	Slave Address list.....	18
Table 3-7	The register group of Gamma function.....	18
Table 4-1	Summary of Registers.....	19
Table 4-2	Detailed information of registers.....	20
Table 4-3	Display configuration example.....	24
Table 5-1	Assembly bill of materials.....	28